⚝
One Hat Cyber Team
⚝
Your IP:
216.73.216.1
Server IP:
185.238.29.86
Server:
Linux server2 6.8.12-6-pve #1 SMP PREEMPT_DYNAMIC PMX 6.8.12-6 (2024-12-19T19:05Z) x86_64
Server Software:
nginx/1.18.0
PHP Version:
8.1.31
Buat File
|
Buat Folder
Eksekusi
Dir :
~
/
sys
/
kernel
/
btf
/
Edit File: kvm_intel
�� �p �p �Y �h% �h% i% A8 � �C S 5 � @ R8 � �7 � � W8 � [8 � @ � } � � `8 � @ m8 @ r8 � � � � � t4 k � w k � � %i% Q <i% Q E Q Gi% � �: Q $� Q [i% @ li% P }i% ` �i% p �i% � �i% � �i% � �i% � �i% S � �i% S �i% S @ j% S � j% S � j% S -j% S @ Dj% S � Mj% Q � cj% Q � }j% Q �j% Q �j% S @ �j% S � <i% S � �j% �j% �j% �j% 0 k% @ k% P ,k% ` @k% p Rk% Q � ak% Q � pk% Q � k% Q � �k% Q �k% Q �k% Q @ �k% Q ` �k% Q � �k% Q � �k% Q � l% Q � l% Q $l% Q 6l% Q @ Hl% Q ` Zl% Q � nl% Q � �l% S � �l% S �l% S @ �l% S � �l% S � �l% S �l% S @ �l% S � �l% S � m% S m% \u @ m% S 5m% S @ Km% S � bm% S � tm% S �m% S @ �m% S � �m% Q � �m% Q � �m% Q �m% Q n% Q @ !n% Q ` �@ S � 9n% S � Pn% S bn% S @ vn% S � �n% S � �n% S �n% S @ �n% S � �n% S � �n% S �n% S @ �n% S � o% Q � !o% Q � 3o% S Go% S @ [o% S � N" S � ko% S uo% S @ o% S � �o% S � �o% S �o% S @ �o% S � �o% S � �o% S �o% S @ �o% S � �o% � p% � � p% " S @ p% Q � /p% Q � >p% Q � Pp% Q � hp% Q �p% Q �p% Q @ �p% Q ` �R S � �p% S � �p% S �p% S @ q% S � 'q% S � <q% S Fq% S @ Sq% Q � oq% Q � �q% Q � �q% Q � �q% Q �q% Q �q% Q @ �q% Q ` r% S � r% Q � $r% Q � 0r% Q Fr% h `r% Q @ ir% Q ` ur% S � ~r% S � �r% �r% S �r% S @ �r% S � �r% S � �r% S s% S @ s% � "s% S 2s% S @ Gs% S � bs% S � qs% S �s% S @ �s% S � �s% S � � k l ZF [- �s% k � �s% k a S @ �s% � j � � > � S k n RS � �- �e � @ �s% � � �s% Q @ [8 � � t% k � t% k � t% k � $t% k � 5t% M � ?t% �$ @ Qt% � � \t% � � q� �1 @ ht% ` p \S + ` [8 �L � @ � � a � �4 � wt% �t% k @ -B k H �t% k P �1 l � �t% k @ �t% � � �t% � �< � �t% � �t% � �t% � � �t% � @ �t% k � ( � �t% � u% � u% � �L � E � u% � u% � *u% � 3u% � =u% � � S e @ �/ � � �� � � �/ � � Ju% � � Pu% U � Vu% � � ]u% � � �� � � ׃ � @2 cu% k �R r q q @ q o b � � @ %b � @ Cb � � Sb � � db � ub � @ �b � � �b � �b � �b � @ �b � � �b q � �b � �b � @ �b � � �b � � c � c � @ )c � � 1c � � � 4 9c � @ Ec q � Mc � � Yc � jc � @ wc � � c � � �c � �c � @ �c � � �c � � �c � �c � @ �c � � �c � � �c � �c � @ �c 2 � �c � � d � d � @ "d � � 4d � � Fd � ^d � @ ld � � |d q � �d � �d � @ �d q � �d � � �d � �d � @ �d � � e � � e � $e � @ 5e � � Fe � � Xe � de � @ qe � � ~e � � �e � �e � @ �e � � �e � � �e � �e = @ f k � @f � � Xf � jf V @ |f � � �f � � �f � �f � @ �f z � �f q � �f � g � @ g � � 'g � � 4g � Dg � @ Vg � � lg � � }g � �g � @ �g � �g � � �g � �� � @ �g � �g � � h � h � @ h � � /h � � >h � Rh � @ jh � � �h � � �h � �h � @ �h � � �h � � �h � �h � @ �h � � �h � � i � !i � @ ;i � � Ti � � mi � �i � @ �i � � �i � � �i q �i � @ �i � � �i � j ,j 2 @ Kj � q y � | ~ k } ]j ( �t% u% u% u% *u% mu% S @ uu% S � }u% � �u% � �t% � �u% S rj �u% �u% �u% �u% { � � � Lk �u% � �u% � � , � � � � � � �k �L � � �u% � � �7 @ r8 � � "O � � v% � v% , ` ; � v% � @ (v% � � 2v% � � ;v% � ]u% � @ Ev% � � Sv% � � bv% � �` � @ sv% � � �v% � � 9c � Mc � @ �v% � � �c � � �c � �c � @ �c � � �v% � � �v% � �3 � @ �v% � � �v% � � �v% � �v% � @ )c � � �v% � � � 6! � @ � � � �v% � � �t% � w% � @ w% � � "w% � � 1w% � qe � @ Aw% � � �� � � �h � 2 � @ Hw% � � Kj � � � s � n s � s n � s k k � s k � s k � s k � s n � s � s � k s � � U � s � Q � s � s � � n s � s n � s � s $� � s Q S � s Q C � s Q � s | ~ � k s U U U U k � k s � s k � � s � � Pw% Ww% ^w% iw% pw% ww% }w% �7 �w% S �w% �w% n �k @ �� � � � �y s $� S �m! | �w% � �w% S Z A� @ 9 � � L+ @ � � � � � � � �w% Z � �$ G � =# G � �w% Z � =# @ �w% �w% �w% �w% x% $x% 8x% � � � � Ax% Hx% � a& � � � Px% ex% rx% �x% �x% �x% �x% �x% �x% � Q b4 Q �� @ � � � Q �x% b4 Q E Q [< S @ �x% { � � � @ �� � � � � � � � � � � � � � � �x% � Q �* Q � Q @ y% ' � \M Q � $y% Q � 1y% Ay% Ry% Q ay% Q @ py% Q ` y% Q � 1 Q � � � �y% � �? , � b � ` � � � 1 � Z3 � � � � � E Q @ P3 � ` U3 � � _ � � � � � � � �y% Q @ �y% Q ` �y% Q � �y% Q � �y% Q � �y% Q � �y% Q �y% Q �1 Q @ �1 Q ` j4 �" � a Q � � Q � 1 Q � 1 Q � Q > �y% '5 �e �* Q � S @ �y% + _ � � � � � � b � � � � 1 � � P3 � U3 � � Z3 � � � � y% S ay% S @ py% S � Ry% S � �y% Q Q 1y% @ Ay% H z% P �y% X � Q ` 1 S � z% S � (z% S ;z% S @ �? 2- � Qz% Q � \M Q @ J �H S � ]z% S kz% S @ yz% S � �z% S � �z% S 1 S @ 1 S � 1 S � �1 S �1 S @ �0 S � 7& S � j4 � �z% x �G � ̮ R �z% u @ �z% Q � �z% Q � �z% S � �z% S �z% Q @ ` {% k � {% p ({% Q ;{% Q O{% Q @ b{% Q ` v{% Q � �{% Q � �{% Q � �{% Q � �{% Q �{% Q �{% Q @ �� Q ` �{% Q � �{% Q � � S � �{% S �{% S @ |% S � |% S � |% S )|% S @ 9|% � �: Q B|% Q N|% �� � $� Q Z � @ � S|% 8 1 1 @ �� � m � �0 �y% @ �y% P c|% ` �y% p �y% � k|% �|% Q �|% Q � Q @ R Q ` �|% Q � �|% S � �|% � N|% � B|% � @ �$ � �|% k � �|% k � �|% k � �|% � �|% u }% R @ <i% � � }% } � 5}% � @ @}% � P}% S l2 � � �� � $� Q ^}% Q @ �& � ` �j% S @ �j% S � <i% S � m% S 5m% S @ Km% S � �@ S � 9n% S k}% S @ |}% S � �o% S � �}% S �}% S @ �}% S � �}% S � "s% S " S @ Pn% S � bn% S � vn% S �n% S @ �r% S � �n% S � �n% S �n% S @ �n% S � �r% S � �i% S �i% S @ Gs% S � �}% S � �}% S �}% S @ ~% S � ~% S � 2s% S bs% S @ %~% �; � 3o% � � Go% � [o% � @ N" � � /~% � � �R � � 'q% � ko% � @ uo% � � o% � � �l% � �l% � @ �l% � � �l% � � �l% � �l% � @ �l% � � �l% � � �l% � m% � @ �o% � � <q% � � r% � Fq% � @ �n% � � �n% � � �n% � �i% � @ j% � � j% � � �o% � �o% � @ �o% � � �o% � � �o% � j% � @ -j% � � �o% � � Dj% � :~% � @ cj% Q @ oq% Q ` �q% Q � �m% Q � �m% Q � �m% Q � }j% Q �m% Q n% Q @ �q% Q ` !n% Q � �q% Q � �q% Q � �q% Q � �q% Q �j% Q p% Q @ /p% Q ` >p% Q � Pp% Q � hp% Q � �p% Q � �p% Q �p% Q Rk% Q @ ak% Q ` pk% Q � k% Q � �k% Q � �k% Q � �k% Q �k% Q �k% Q @ �k% Q ` �k% Q � l% Q � l% Q � $l% Q � 6l% Q Hl% Q Zl% Q @ nl% Q ` Sq% Q � o% Q � !o% Q � Mj% Q � C~% Q ^~% � �o% h~% �j% �j% 0 �j% @ �j% P k% ` k% p ,k% � @k% � w~% � [i% � li% � }i% � �i% � �i% � �i% �i% �~% � � � �� uM x� �~% �� �~% Q � ?3 S �~% @ �~% �" � h� � @ �~% � S[ � � � �~% �~% k Z S @ 9� S � �; h O� S 0& S @ �8 S � �8 S � �~% S �~% @ �~% @ �~% �~% S % Q @ 2 �" ` �< � � ;� � � � � Q % Q % Q Q! Q +% Q 6% Q A% Q L% Q W% Q Q! Q b% Q m% Q % Q �% Q �% Q �% Q �% Q �% � � Q �% y� t� �X � � �% k � �% k �D k �% * � �% k �% � @ �% k � �% � � #�% 1�% @ F�% � � Z�% � � g�% k ��% k ��% k ��% k ǀ% k ڀ% k ( ��% k 0 �% k 8 9�% k @ T�% k H m�% k P ��% k X ��% � � ��% � � ��% � � ��% � � Ł% � � �~% � ԁ% k � h~% � ߁% � �2 S �% k @ �% k H '�% S � <�% S � P�% a�% h�% 0 ;X � @ �1 � � r�% � ��% � @ ��% @ � � i ��% ;� � �< � � ��% � ;� � � ��% ��% n @ � � � ʂ% '5 � @ �* Q � �4 Q � � E Q �k @ { � � � @ ۂ% ( �# [8 � .V �� �% �� ��% k �� �R � �% Q @� �% Q `� �0 n �� 0�% �� @�% k � W�% S @� o�% S �� � S �� ��% Q � ��% � @� �|% @� ��% �� ��% �� ��% � V �� ��% �� ��% k � 56 � � �~% � � Ń% } � �J �� ԃ% ߃% k �% k ( �% � @ �% S � �% � +�% S D�% S @ h�% � ��% S � ��% k � �~% � �% � ��% � � ��% ̄% ۄ% �% ��% �% !�% 1�% ?�% M�% [�% h�% [8 � w�% k [8 � ��% [8 � Dž% ԅ% l2 �% [8 � �% Q �� C �% � [8 � .�% S [8 � G�% �& @ � Q Y�% y�% x ��% & ��% ( @ ��% * � ��% , � dž% . چ% 0 @ )c � � 1c � � �� � � � @ �� � � �% � � � � �% � @ �% H � �% H � (�% � 3�% H�% W�% n�% ��% ��% ��% ��% ȇ% ڇ% �% �% �% "�% 3�% D�% U�% f�% w�% ��% ��% ��% ��% % ӈ% ވ% �% �% !�% 7�% R�% i�% ��% ��% ��% ��% ��% ԉ% �% �% �% -�% H�% \�% u�% ��% ��% ��% ��% ʊ% �% �% ! �% " �% # .�% $ @�% % W�% & e�% ' x�% ( ��% ) ��% , ��% - ��% . Ջ% / �% 2 ��% 3 �% 4 +�% 5 I�% B [�% C r�% $ ��% $ ��% ( ��% ( Ό% ( �% ( ��% ( �% ( �% ( .�% ( C�% ( _�% ( ��% ( ��% ( ��% ( ��% ( ��% ( ˍ% ( ݍ% ( �% ( ��% ( �% ( �% ( 1�% ( J�% , X�% , k�% , z�% , ��% , ��% , Ɏ% @ �% @ ��% @ �% @ )�% @ E�% @ V�% @ g�% @ �% @ ��% @ ��% @ ��% @ ُ% @ ��% @ �% @ �% @ 8�% @ @�% "@ K�% $@ Y�% D n�% D }�% D ��% D ��% D ��% D ِ% D �% D �% H �% H $�% H 3�% H B�% H Q�% H `�% H q�% H ��% H ��% H ��% H ��% H Ƒ% H ؑ% H �% H ��% H �% H "�% "H 4�% $H P�% &H e�% *H w�% .H ��% L ��% ` ��% ` В% ` �% ` �% ` �% ` �% ` &�% ` 8�% d K�% d `�% h j�% h t�% h ~�% h ��% h ��% h ��% h ��% h ē% h ғ% h �% h �% h �% h �% h �% h $�% h .�% h ;�% "h X�% $h k�% &h ~�% l ��% l ��% l ��% l ��% l ��% l ��% l ϔ% l ޔ% l ��% l �% l �% l k % F $ % j ' % � C ) % � Q + k � - k � Q / �% �4 *�% 1 2 3 6�% U�% k�% ��% ��% ��% ו% �% �% .�% K�% .� `�% 6 7 8 � 2 /+ j j�% < ��% ��% [8 � W k ��% @ Ԗ% �% >n ��% [8 � +X � �% F �% F k [8 � +X � { k 0�% I Q�% � % [8 � 7� Q r�% L k [8 � 7� Q ��% N k [8 � b4 Q ��% P % [8 � �� 9� C ��% R k [8 � �� ̗% T k e % �% V % /+ j ��% �% X 2 � Z �% � _ '�% Q �: Q @ 1�% Q ` E�% Q � Y�% Q � q�% S � ��% Q ��% Q �z S @ �J � � \ ��% ] ��% ^ B ' ` Ƙ% Ә% �% �% ��% �% �% !�% � � [8 � l2 0�% e G�% c�% ��% � ��% � [8 � ��% � � ��% k [8 � �4 _ X7 ��% d ��% m D_ � ( ˙% k ٙ% @ W8 � � �% | � � � �% � ��% � @ �% � � �% U � �% [- Q b- �| 0 �2 k @ "�% P ,�% Q ` �M Q � 6�% k � E�% Z�% S c�% S @ p�% S � {�% Q � ��% Q � ��% [8 Q �H Q ��% :� Q @; Q H; @ +! Q ` ��% � �. Q �. Q Z Q @ � Q ` + Q � ��% t Ê u �1 q ��% r ��% s ˚% @ 'P Q 9 Q W z @ v � � � � y � k w x �% ��% qN �� �� �% �+ ( �% 0 � 8 �% @ � H �2 P *�% X =�% ` W�% h ]�% p b�% x l�% � t�% w � { p � W8 � �% ��% t W k ��% W8 � ��% � ��% ֛% �% ��% k W8 � �% � [8 � �$ $�% � 5�% � A�% } U�% " n�% H w�% k ��% Q ��% @ ��% S � ˜% S � �% k ��% k �% S @ �% S � *�% S � 8�% S K�% a�% ��% ��% ��% ޝ% �% +�% I�% n�% ��% ��% Ϟ% �% �% �% .�% ?�% N�% g�% ��% ��% Ɵ% �% �% "�% ?�% b�% ��% ��% Ġ% �% �% 8�% [�% ��% ��% �% �% .�% W�% ��% ��% �% &�% ) O�% Q ��% Q S�% d�% y�% ��% ��% �= � £% ٣% �% ��% �% �% 1�% F�% Z�% n�% ��% ��% ��% ��% �� �4 � � � � � � � � � � ��% S T S @ Ӥ% S 5 S @ _ � � � � / q � ��% S h� S 0��% S @ ؤ% ��% ] �{% Q �% � �% [8 � 4�% J�% T�% � i�% [8 � 4�% z�% Q ��% � ��% k [8 � l2 �- � ��% � k [8 � :� _ ܥ% � ��% � �% � �% � #�% � 2�% � 3 A�% � G�% � Y�% � k a� h�% � {�% � ��% � ��% � ��% � ��% � Ʀ% � Ӧ% � [8 � �% c DD �% � [8 � �R �p% Q �% k 05 DD d �% � �% [8 � /p% Q �% Q �R 5�% � G�% e ^�% e t�% e ��% e ��% � k [8 � §% k Ч% � �% �% '�% [8 � F�% k M�% � � [8 � \�% k i�% � ��% � [8 � 5 � ��% � ��% ۨ% [8 � l2 �% � �% � [8 � l2 #�% � ?�% � k [8 � Y�% S b�% � 3 l2 x�% � 3 ��% l2 ��% � ��% � ��% � [8 � ֩% k �% � 3 r% Q �% � 3 #�% � ;X � �% Q �� C 9�% � [8 � �% Q Z S I�% � [8 � l2 Y�% k d�% � [8 � 1 ��% k ��% k �% � ��% k [8 � 5 S � 3 � ��% Q [8 � 5 S L+ Q ʪ% [8 � 3 � ު% k [8 � [- � Q ��% �% [8 � �O k +�% H�% ]�% [8 � N|% i�% y�% � [8 � �6 Q ��% [8 � p% Q ��% [8 � ��% ƫ% � ԫ% E ��% ��% � �% S [8 � b4 ��% �= � � � �% $ �% *�% A�% R�% � >� & @ a�% % � m�% & � x " u�% ��% ��% ��% ��% ˬ% ٬% �% �% 2 �% (�% >�% U�% h�% {�% ��% ��% ��% έ% �% �% �% �% -�% ?�% Q�% e�% y�% ��% ��% ��% Ʈ% ٮ% �% ��% �% %�% :�% P�% d�% y�% ��% ��% ! ��% " ʯ% # ߯% $ �% % �% & �% ' 1�% ( G�% ) [�% * o�% + ��% , ��% - ��% . ��% / ˰% 0 �% 1 �% �% �% "�% -�% A�% T�% e�% w�% ��% ��% ��% ��% ű% ұ% p� W8 � ڱ% �� �% k �� ��% � � �% C @� � @ �% k @ . / 0 )�% '5 � �* @ ?�% ` 2 3 4 q L ! $ - � H�% S T S @ 3 M�% Q [�% Q = � > � � h�% ; q�% R�% ; z�% % � [8 � ��% � � ��% H ��% � ��% Ͳ% �% ��% [8 � �% � �% O [8 � �% � '�% Q [8 � §% k 5�% S E�% S�% p�% � }�% [8 � ��% S в F ��% Y [8 � �& | pf ~ �1 k ��% [ ɳ% �% [8 � "O � ��% k �% _ W8 � �% a !�% � 1�% " [8 � ?�% e [8 � � L�% g 3 � `�% i 3 �o% {�% k ��% [8 � �% Q ��% ��% Ŵ% n k W8 � b4 Q ߴ% p �% �% [8 � '�% C 7�% t L�% � [8 � `�% h�% w ~�% �t ��% ��% z ��% Ƶ% [8 � �% qN �% ~ ��% [8 � �% " �% � )�% � d �* t 3�% � � d e t B�% � [8 � �4 U O�% C U�% C [�% U � U e�% � w�% � ��% � ��% � ��% � ˶% e �% � ��% � �% � �% � ,�% � =�% k�% � }�% � ��% � ��% � ��% � ̷% � �% � ��% � �% � �% � [8 � 8�% � D�% ^�% � h�% � r�% � [8 � B5 ~�% � �# � ��% � ��% � ��% � ո% �% � W8 � ��% S �% � W8 � � #�% � 4�% S J�% `�% x�% S ��% [8 � �1 k ��% � ��% ��% [8 � ɹ% k Թ% � �% ��% [8 � �% k �% � )�% � 3�% a Q 3 F�% � a�% }�% � ��% � ��% � �� q b- "�% [- ɺ% � ߺ% ��% �% /�% [8 � 7� Q 9 L�% � i�% � ��% � ��% ��% � ��% ; �k ��% � Ļ% k [8 � �k ܻ% � [8 � b> � �% � ��% � �% � �% � [8 � �0 � �% � [8 � �_ � �k 4�% � D�% � V�% � S [8 � �k b�% � w�% � [8 � 1 ��% � k [8 � 1 ��% � [8 � ��% � ��% ��% � S [8 � ��% � ��% ɼ% � [8 � 1 ؼ% � k [8 � 1 �% � ��% �% �% [8 � � � -�% � ?�% U�% [8 � 1 S g�% � �k J� � t�% � ��% �|% ��% �|% ��% N|% � ��% � �1 k �$ � x ��% ̽% �% ; ��% ; �% � ��% ] '�% ? /�% [8 � �� # A�% O�% F [�% F 7� � g�% {�% ��% ��% þ% پ% � �% �% � �% �d � [8 � @�% ,U J�% S�% [8 � 9� q�% Q [8 � ��% ! ��% [8 � �0 ��% $ ¿% ѿ% �% ��% � [8 � �$ 3� �% * �% �< � �y% �y% m �� 2�% - �+ A E�% Q P�% / \�% / 3 7� h�% 2 �� � 7� Q ��% 4 3 ��% 6 ��% Q 3 �k �% 9 n 3 �k �% ; 3 �k ��% = k 3 �k a� �% ? 2�% D�% � X�% 3 7� � Z S n�% D � 3 7� Q ��% F k 7� Q ��% H ��% � E Ӥ% S 5 � �% K �% N|% � G S �% N �% N a� [< ��% Q a� �% S [8 � 3 �% U � d � 1�% W � @ � G�% Y ]�% (� b�% [ v�% � ��% ��% � ��% � ��% } �h% @ a _ ` � � 0 __vmx_vcpu_run vmx_do_nmi_irqoff vmx_do_interrupt_irqoff nested_flush_hypercall msr_bitmap hv_enlightened_vmcs host_es_selector host_cs_selector host_ss_selector host_ds_selector host_fs_selector host_gs_selector host_tr_selector padding16_1 host_ia32_pat host_ia32_efer host_cr0 host_cr3 host_cr4 host_ia32_sysenter_esp host_ia32_sysenter_eip host_rip host_ia32_sysenter_cs pin_based_vm_exec_control vm_exit_controls secondary_vm_exec_control io_bitmap_a io_bitmap_b guest_es_selector guest_cs_selector guest_ss_selector guest_ds_selector guest_fs_selector guest_gs_selector guest_ldtr_selector guest_tr_selector guest_es_limit guest_cs_limit guest_ss_limit guest_ds_limit guest_fs_limit guest_gs_limit guest_ldtr_limit guest_tr_limit guest_gdtr_limit guest_idtr_limit guest_es_ar_bytes guest_cs_ar_bytes guest_ss_ar_bytes guest_ds_ar_bytes guest_fs_ar_bytes guest_gs_ar_bytes guest_ldtr_ar_bytes guest_tr_ar_bytes guest_es_base guest_cs_base guest_ss_base guest_ds_base guest_fs_base guest_gs_base guest_ldtr_base guest_tr_base guest_gdtr_base guest_idtr_base padding64_1 vm_exit_msr_store_addr vm_exit_msr_load_addr vm_entry_msr_load_addr cr3_target_value0 cr3_target_value1 cr3_target_value2 cr3_target_value3 page_fault_error_code_mask page_fault_error_code_match cr3_target_count vm_exit_msr_store_count vm_exit_msr_load_count vm_entry_msr_load_count virtual_apic_page_addr vmcs_link_pointer guest_ia32_debugctl guest_ia32_pat guest_ia32_efer guest_pdptr0 guest_pdptr1 guest_pdptr2 guest_pdptr3 guest_pending_dbg_exceptions guest_sysenter_esp guest_sysenter_eip guest_activity_state guest_sysenter_cs cr0_guest_host_mask cr4_guest_host_mask cr0_read_shadow guest_cr0 guest_cr3 guest_cr4 guest_dr7 host_fs_base host_gs_base host_tr_base host_gdtr_base host_idtr_base host_rsp ept_pointer virtual_processor_id padding16_2 padding64_2 vm_instruction_error vm_exit_reason vm_exit_intr_info vm_exit_intr_error_code idt_vectoring_info_field idt_vectoring_error_code vm_exit_instruction_len vmx_instruction_info exit_io_instruction_ecx exit_io_instruction_esi exit_io_instruction_edi exit_io_instruction_eip guest_linear_address guest_rsp guest_rflags guest_interruptibility_info cpu_based_vm_exec_control exception_bitmap vm_entry_controls vm_entry_intr_info_field vm_entry_exception_error_code vm_entry_instruction_len tpr_threshold guest_rip hv_clean_fields padding32_1 hv_synthetic_controls hv_enlightenments_control hv_vp_id padding32_2 hv_vm_id partition_assist_page padding64_4 guest_bndcfgs guest_ia32_perf_global_ctrl guest_ia32_s_cet guest_ssp guest_ia32_int_ssp_table_addr guest_ia32_lbr_ctl padding64_5 xss_exit_bitmap encls_exiting_bitmap host_ia32_perf_global_ctrl tsc_multiplier host_ia32_s_cet host_ssp host_ia32_int_ssp_table_addr padding64_6 error_code_valid nested_page_fault async_page_fault lapic_timer divide_count apicv_active sw_enabled irr_pending lvt0_in_nmi_mode isr_count highest_isr_cache vapic_addr vapic_cache nr_lvt_entries interruptibility perm_ok have_exception gpa_available gpa_val opcode_len intercept op_bytes ad_bytes check_perm rip_relative lock_prefix rep_prefix regs_valid modrm_mod modrm_reg modrm_rm modrm_seg seg_override memop _regs memopp fetch is_branch src_val dst_val src_bytes dst_bytes next_rip X86_ICTP_NONE X86_ICPT_PRE_EXCEPT X86_ICPT_POST_EXCEPT X86_ICPT_POST_MEMACCESS smram64 smram32 kvm_host_map sse128_t x86_emulate_ops read_gpr write_gpr read_std write_std read_emulated write_emulated cmpxchg_emulated pio_in_emulated pio_out_emulated get_cached_segment_base get_cr set_cr get_dr set_dr set_msr_with_filter get_msr_with_filter check_pmc fix_hypercall get_cpuid guest_has_movbe guest_has_fxsr guest_has_rdpid is_smm set_xcr OP_REG OP_MEM OP_MEM_STR OP_IMM OP_XMM OP_MM OP_NONE orig_val64 segmented_address ea vec_val mm_val fetch_cache read_cache x86emul_mode X86EMUL_MODE_REAL X86EMUL_MODE_VM86 X86EMUL_MODE_PROT16 X86EMUL_MODE_PROT32 X86EMUL_MODE_PROT64 fastop_t fastop execute kvm_only_cpuid_leafs CPUID_12_EAX CPUID_7_1_EDX CPUID_8000_0007_EDX CPUID_8000_0022_EAX CPUID_7_2_EDX NR_KVM_CPU_CAPS NKVMCAPINTS cpuid_reg vmx_msr_entry kvm_io_device_ops kvm_smm_seg_state_32 kvm_smram_state_32 smm_revision io_inst_restart auto_hlt_restart io_restart_rdi io_restart_rcx io_restart_rsi io_restart_rip int_shadow es_sel cs_sel ss_sel ds_sel fs_sel gs_sel ldtr_sel tr_sel kvm_smm_seg_state_64 kvm_smram_state_64 io_restart_dword amd_nmi_mask svm_guest_flag svm_guest_vmcb_gpa svm_guest_virtual_int smm_revison svm_guest_pat svm_host_efer svm_host_cr4 svm_host_cr3 svm_host_cr0 kvm_timer target_expiration timer_mode timer_mode_mask tscdeadline expired_tscdeadline timer_advance_ns hv_timer_in_use nested_vmx_msrs procbased_ctls_low procbased_ctls_high secondary_ctls_low secondary_ctls_high pinbased_ctls_low pinbased_ctls_high exit_ctls_low exit_ctls_high entry_ctls_low entry_ctls_high misc_low ept_caps vpid_caps cr0_fixed0 cr0_fixed1 cr4_fixed0 cr4_fixed1 vmcs_enum vmfunc_controls vmcs_hdr shadow_vmcs vmcs vmcs_host_state ldt_sel vmcs_controls_shadow vm_entry vm_exit secondary_exec tertiary_exec loaded_vmcs launched nmi_known_unmasked hv_timer_soft_disabled soft_vnmi_blocked entry_time vnmi_blocked_time loaded_vmcss_on_cpu_link host_state controls_shadow natural_width launch_state apic_access_addr posted_intr_desc_addr eoi_exit_bitmap0 eoi_exit_bitmap1 eoi_exit_bitmap2 eoi_exit_bitmap3 vmread_bitmap vmwrite_bitmap vm_function_control eptp_list_address pml_address padding64 dead_space paddingl vmx_preemption_timer_value padding32 posted_intr_nv guest_intr_status guest_pml_index nv ndst pi_desc pir vmx_msrs vmx_uret_msr load_into_hardware cr3_match addr_a addr_b pt_desc ctl_bitmask num_address_ranges reserved16 reserved17 reserved19 reserved20 reserved21 reserved22 reserved23 reserved25 bus_lock_detected enclave_mode smi_pending_mtf smi_from_vmx_root reserved30 failed_vmentry vmx_exit_reason lbr_desc msr_passthrough vmxon nested_vmx vmxon_ptr pml_full current_vmptr cached_vmcs12 cached_shadow_vmcs12 shadow_vmcs12_cache vmcs12_cache need_vmcs12_to_shadow_sync dirty_vmcs12 force_msr_bitmap_recalc need_sync_vmcs02_to_vmcs12_rare vmcs02_initialized change_vmcs01_virtual_apic_mode reload_vmcs01_apic_access_page update_vmcs01_cpu_dirty_logging update_vmcs01_apicv_status enlightened_vmcs_enabled nested_run_pending mtf_pending vmcs02 apic_access_page_map virtual_apic_map pi_desc_map msr_bitmap_map pi_pending preemption_timer has_preemption_timer_deadline preemption_timer_expired pre_vmenter_debugctl pre_vmenter_bndcfgs l1_tpr_threshold vpid02 last_vpid hv_evmcs_vmptr hv_evmcs_map hv_evmcs msr_autoload msr_autostore vm86_active save_rflags kvm_save_segment vcpu_vmx x2apic_msr_bitmap_mode guest_state_loaded exit_intr_info idt_vectoring_info guest_uret_msrs guest_uret_msrs_loaded msr_host_kernel_gs_base msr_guest_kernel_gs_base msr_ia32_umwait_control vmcs01 rmode vpid emulation_required pi_wakeup_list ple_window ple_window_dirty req_immediate_exit pml_pg hv_deadline_tsc host_debugctlmsr msr_ia32_feature_control msr_ia32_feature_control_valid_bits msr_ia32_sgxlepubkeyhash msr_ia32_mcu_opt_ctrl disable_fb_clear shadow_msr_intercept evmcs_revision EVMCSv1_LEGACY NR_EVMCS_REVISIONS evmcs_ctrl_type EVMCS_EXIT_CTRLS EVMCS_ENTRY_CTRLS EVMCS_EXEC_CTRL EVMCS_2NDEXEC EVMCS_3RDEXEC EVMCS_PINCTRL EVMCS_VMFUNC NR_EVMCS_CTRLS vmx_hv_inject_synthetic_vmexit_post_tlb_flush nested_evmcs_l2_tlb_flush_enabled vmcs_version nested_enable_evmcs nested_evmcs_check_controls msr_index nested_evmcs_filter_control_msr nested_get_evmcs_version nested_get_evmptr trace_kvm_nested_vmenter_failed kvm_pmu_ops hw_event_available pmc_idx_to_pmc rdpmc_ecx_to_pmc msr_idx_to_pmc is_valid_rdpmc_ecx is_valid_msr deliver_pmi EVENTSEL_EVENT MAX_NR_GP_COUNTERS MIN_NR_GP_COUNTERS vmcs_field VIRTUAL_PROCESSOR_ID POSTED_INTR_NV LAST_PID_POINTER_INDEX GUEST_ES_SELECTOR GUEST_CS_SELECTOR GUEST_SS_SELECTOR GUEST_DS_SELECTOR GUEST_FS_SELECTOR GUEST_GS_SELECTOR GUEST_LDTR_SELECTOR GUEST_TR_SELECTOR GUEST_INTR_STATUS GUEST_PML_INDEX HOST_ES_SELECTOR HOST_CS_SELECTOR HOST_SS_SELECTOR HOST_DS_SELECTOR HOST_FS_SELECTOR HOST_GS_SELECTOR HOST_TR_SELECTOR IO_BITMAP_A IO_BITMAP_A_HIGH IO_BITMAP_B IO_BITMAP_B_HIGH MSR_BITMAP MSR_BITMAP_HIGH VM_EXIT_MSR_STORE_ADDR VM_EXIT_MSR_STORE_ADDR_HIGH VM_EXIT_MSR_LOAD_ADDR VM_EXIT_MSR_LOAD_ADDR_HIGH VM_ENTRY_MSR_LOAD_ADDR VM_ENTRY_MSR_LOAD_ADDR_HIGH PML_ADDRESS PML_ADDRESS_HIGH TSC_OFFSET TSC_OFFSET_HIGH VIRTUAL_APIC_PAGE_ADDR VIRTUAL_APIC_PAGE_ADDR_HIGH APIC_ACCESS_ADDR APIC_ACCESS_ADDR_HIGH POSTED_INTR_DESC_ADDR POSTED_INTR_DESC_ADDR_HIGH VM_FUNCTION_CONTROL VM_FUNCTION_CONTROL_HIGH EPT_POINTER EPT_POINTER_HIGH EOI_EXIT_BITMAP0 EOI_EXIT_BITMAP0_HIGH EOI_EXIT_BITMAP1 EOI_EXIT_BITMAP1_HIGH EOI_EXIT_BITMAP2 EOI_EXIT_BITMAP2_HIGH EOI_EXIT_BITMAP3 EOI_EXIT_BITMAP3_HIGH EPTP_LIST_ADDRESS EPTP_LIST_ADDRESS_HIGH VMREAD_BITMAP VMREAD_BITMAP_HIGH VMWRITE_BITMAP VMWRITE_BITMAP_HIGH XSS_EXIT_BITMAP XSS_EXIT_BITMAP_HIGH ENCLS_EXITING_BITMAP ENCLS_EXITING_BITMAP_HIGH TSC_MULTIPLIER TSC_MULTIPLIER_HIGH TERTIARY_VM_EXEC_CONTROL TERTIARY_VM_EXEC_CONTROL_HIGH PID_POINTER_TABLE PID_POINTER_TABLE_HIGH GUEST_PHYSICAL_ADDRESS GUEST_PHYSICAL_ADDRESS_HIGH VMCS_LINK_POINTER VMCS_LINK_POINTER_HIGH GUEST_IA32_DEBUGCTL GUEST_IA32_DEBUGCTL_HIGH GUEST_IA32_PAT GUEST_IA32_PAT_HIGH GUEST_IA32_EFER GUEST_IA32_EFER_HIGH GUEST_IA32_PERF_GLOBAL_CTRL GUEST_IA32_PERF_GLOBAL_CTRL_HIGH GUEST_PDPTR0 GUEST_PDPTR0_HIGH GUEST_PDPTR1 GUEST_PDPTR1_HIGH GUEST_PDPTR2 GUEST_PDPTR2_HIGH GUEST_PDPTR3 GUEST_PDPTR3_HIGH GUEST_BNDCFGS GUEST_BNDCFGS_HIGH GUEST_IA32_RTIT_CTL GUEST_IA32_RTIT_CTL_HIGH HOST_IA32_PAT HOST_IA32_PAT_HIGH HOST_IA32_EFER HOST_IA32_EFER_HIGH HOST_IA32_PERF_GLOBAL_CTRL HOST_IA32_PERF_GLOBAL_CTRL_HIGH PIN_BASED_VM_EXEC_CONTROL CPU_BASED_VM_EXEC_CONTROL EXCEPTION_BITMAP PAGE_FAULT_ERROR_CODE_MASK PAGE_FAULT_ERROR_CODE_MATCH CR3_TARGET_COUNT VM_EXIT_CONTROLS VM_EXIT_MSR_STORE_COUNT VM_EXIT_MSR_LOAD_COUNT VM_ENTRY_CONTROLS VM_ENTRY_MSR_LOAD_COUNT VM_ENTRY_INTR_INFO_FIELD VM_ENTRY_EXCEPTION_ERROR_CODE VM_ENTRY_INSTRUCTION_LEN TPR_THRESHOLD SECONDARY_VM_EXEC_CONTROL PLE_GAP PLE_WINDOW NOTIFY_WINDOW VM_INSTRUCTION_ERROR VM_EXIT_REASON VM_EXIT_INTR_INFO VM_EXIT_INTR_ERROR_CODE IDT_VECTORING_INFO_FIELD IDT_VECTORING_ERROR_CODE VM_EXIT_INSTRUCTION_LEN VMX_INSTRUCTION_INFO GUEST_ES_LIMIT GUEST_CS_LIMIT GUEST_SS_LIMIT GUEST_DS_LIMIT GUEST_FS_LIMIT GUEST_GS_LIMIT GUEST_LDTR_LIMIT GUEST_TR_LIMIT GUEST_GDTR_LIMIT GUEST_IDTR_LIMIT GUEST_ES_AR_BYTES GUEST_CS_AR_BYTES GUEST_SS_AR_BYTES GUEST_DS_AR_BYTES GUEST_FS_AR_BYTES GUEST_GS_AR_BYTES GUEST_LDTR_AR_BYTES GUEST_TR_AR_BYTES GUEST_INTERRUPTIBILITY_INFO GUEST_ACTIVITY_STATE GUEST_SYSENTER_CS VMX_PREEMPTION_TIMER_VALUE HOST_IA32_SYSENTER_CS CR0_GUEST_HOST_MASK CR4_GUEST_HOST_MASK CR0_READ_SHADOW CR4_READ_SHADOW CR3_TARGET_VALUE0 CR3_TARGET_VALUE1 CR3_TARGET_VALUE2 CR3_TARGET_VALUE3 EXIT_QUALIFICATION GUEST_LINEAR_ADDRESS GUEST_CR0 GUEST_CR3 GUEST_CR4 GUEST_ES_BASE GUEST_CS_BASE GUEST_SS_BASE GUEST_DS_BASE GUEST_FS_BASE GUEST_GS_BASE GUEST_LDTR_BASE GUEST_TR_BASE GUEST_GDTR_BASE GUEST_IDTR_BASE GUEST_DR7 GUEST_RSP GUEST_RIP GUEST_RFLAGS GUEST_PENDING_DBG_EXCEPTIONS GUEST_SYSENTER_ESP GUEST_SYSENTER_EIP HOST_CR0 HOST_CR3 HOST_CR4 HOST_FS_BASE HOST_GS_BASE HOST_TR_BASE HOST_GDTR_BASE HOST_IDTR_BASE HOST_IA32_SYSENTER_ESP HOST_IA32_SYSENTER_EIP HOST_RSP HOST_RIP evmcs_field clean_field intel_pmu_architectural_events INTEL_ARCH_CPU_CYCLES INTEL_ARCH_INSTRUCTIONS_RETIRED INTEL_ARCH_REFERENCE_CYCLES INTEL_ARCH_LLC_REFERENCES INTEL_ARCH_LLC_MISSES INTEL_ARCH_BRANCHES_RETIRED INTEL_ARCH_BRANCHES_MISPREDICTED NR_REAL_INTEL_ARCH_EVENTS PSEUDO_ARCH_REFERENCE_CYCLES NR_INTEL_ARCH_EVENTS unit_mask intel_pmu_cross_mapped_check intel_pmu_cleanup vmx_passthrough_lbr_msrs vmx_update_intercept_for_lbr_msrs intel_pmu_deliver_pmi intel_pmu_reset intel_pmu_refresh intel_pmu_set_msr intel_pmu_get_msr intel_pmu_handle_lbr_msrs_access intel_pmu_create_guest_lbr_event intel_msr_idx_to_pmc intel_is_valid_msr intel_pmu_is_valid_lbr_msr intel_rdpmc_ecx_to_pmc intel_is_valid_rdpmc_ecx intel_hw_event_available pmc_idx intel_pmc_idx_to_pmc vmcs_config basic_cap pin_based_exec_ctrl cpu_based_exec_ctrl cpu_based_2nd_exec_ctrl cpu_based_3rd_exec_ctrl vmexit_ctrl vmentry_ctrl vmcs_conf evmcs_sanitize_exec_ctrls VCPU_SREG_ES VCPU_SREG_CS VCPU_SREG_SS VCPU_SREG_DS VCPU_SREG_FS VCPU_SREG_GS VCPU_SREG_TR VCPU_SREG_LDTR vmx_write_encls_bitmap vcpu_setup_sgx_lepubkeyhash setup_default_sgx_lepubkeyhash handle_encls handle_encls_ecreate gva sgx_inject_fault sgx_get_encls_gva wakeup_needed pending_acks pics dev_master dev_slave dev_elcr irq_states kvm_lapic_irq trig_mode shorthand msi_redir_hint kvm_s390_adapter_int ind_addr summary_addr ind_offset summary_offset adapter_id kvm_hv_sint kvm_xen_evtchn irqchip hv_sint xen_evtchn kvm_kernel_irq_routing_entry kvm_kpic_state last_irr priority_add read_reg_select special_mask rotate_on_auto_eoi special_fully_nested_mode init4 elcr elcr_mask isr_ack pics_state host_irq guest_irq vmx_pi_update_irte vmx_pi_start_assignment pi_has_pending_interrupt pi_wakeup_handler vmx_vcpu_pi_put pi_enable_wakeup_handler vmx_can_use_vtd_pi vmx_vcpu_pi_load pi_init_cpu wakeup_vcpus_on_cpu wakeup_vcpus_on_cpu_lock kvm_caps has_tsc_control max_guest_tsc_khz tsc_scaling_ratio_frac_bits max_tsc_scaling_ratio default_tsc_scaling_ratio has_bus_lock_exit has_notify_vmexit supported_mce_cap supported_xcr0 supported_xss supported_perf_cap kvm_governed_features KVM_GOVERNED_X86_FEATURE_GBPAGES KVM_GOVERNED_X86_FEATURE_XSAVES KVM_GOVERNED_X86_FEATURE_VMX KVM_GOVERNED_X86_FEATURE_NRIPS KVM_GOVERNED_X86_FEATURE_TSCRATEMSR KVM_GOVERNED_X86_FEATURE_V_VMSAVE_VMLOAD KVM_GOVERNED_X86_FEATURE_LBRV KVM_GOVERNED_X86_FEATURE_PAUSEFILTER KVM_GOVERNED_X86_FEATURE_PFTHRESHOLD KVM_GOVERNED_X86_FEATURE_VGIF KVM_GOVERNED_X86_FEATURE_VNMI KVM_GOVERNED_X86_FEATURE_LAM KVM_NR_GOVERNED_FEATURES vm_entry_failure_code ENTRY_FAIL_DEFAULT ENTRY_FAIL_PDPTE ENTRY_FAIL_NMI ENTRY_FAIL_VMCS_LINK_PTR vm_instruction_error_number VMXERR_VMCALL_IN_VMX_ROOT_OPERATION VMXERR_VMCLEAR_INVALID_ADDRESS VMXERR_VMCLEAR_VMXON_POINTER VMXERR_VMLAUNCH_NONCLEAR_VMCS VMXERR_VMRESUME_NONLAUNCHED_VMCS VMXERR_VMRESUME_AFTER_VMXOFF VMXERR_ENTRY_INVALID_CONTROL_FIELD VMXERR_ENTRY_INVALID_HOST_STATE_FIELD VMXERR_VMPTRLD_INVALID_ADDRESS VMXERR_VMPTRLD_VMXON_POINTER VMXERR_VMPTRLD_INCORRECT_VMCS_REVISION_ID VMXERR_UNSUPPORTED_VMCS_COMPONENT VMXERR_VMWRITE_READ_ONLY_VMCS_COMPONENT VMXERR_VMXON_IN_VMX_ROOT_OPERATION VMXERR_ENTRY_INVALID_EXECUTIVE_VMCS_POINTER VMXERR_ENTRY_NONLAUNCHED_EXECUTIVE_VMCS VMXERR_ENTRY_EXECUTIVE_VMCS_POINTER_NOT_VMXON_POINTER VMXERR_VMCALL_NONCLEAR_VMCS VMXERR_VMCALL_INVALID_VM_EXIT_CONTROL_FIELDS VMXERR_VMCALL_INCORRECT_MSEG_REVISION_ID VMXERR_VMXOFF_UNDER_DUAL_MONITOR_TREATMENT_OF_SMIS_AND_SMM VMXERR_VMCALL_INVALID_SMM_MONITOR_FEATURES VMXERR_ENTRY_INVALID_VM_EXECUTION_CONTROL_FIELDS_IN_EXECUTIVE_VMCS VMXERR_ENTRY_EVENTS_BLOCKED_BY_MOV_SS VMXERR_INVALID_OPERAND_TO_INVEPT_INVVPID ept vmcs_field_width VMCS_FIELD_WIDTH_U16 VMCS_FIELD_WIDTH_U64 VMCS_FIELD_WIDTH_U32 VMCS_FIELD_WIDTH_NATURAL_WIDTH nested_evmptrld_status EVMPTRLD_DISABLED EVMPTRLD_SUCCEEDED EVMPTRLD_VMFAIL EVMPTRLD_ERROR nvmx_vmentry_status NVMX_VMENTRY_SUCCESS NVMX_VMENTRY_VMFAIL NVMX_VMENTRY_VMEXIT NVMX_VMENTRY_KVM_INTERNAL_ERROR VMX_VMREAD_BITMAP VMX_VMWRITE_BITMAP VMX_BITMAP_NR shadow_vmcs_field eptp nested_vmx_hardware_unsetup nested_vmx_setup_ctls_msrs nested_vmx_set_vmcs_shadowing_bitmap user_kvm_nested_state kvm_state vmx_set_nested_state vmx_leave_nested user_data_size vmx_get_nested_state nested_vmx_reflect_vmexit nested_vmx_exit_handled_vmcs_access nested_vmx_check_io_bitmaps handle_vmfunc handle_invvpid handle_invept handle_vmptrst handle_vmptrld vmptr set_current_vmptr handle_vmwrite is_shadow_field_rw handle_vmread handle_vmresume handle_vmlaunch handle_vmclear handle_vmxoff handle_vmxon enter_vmx_operation vmpointer nested_vmx_get_vmptr wr get_vmx_mem_address nested_vmx_triple_fault nested_vmx_vmexit load_vmcs12_host_state sync_vmcs02_to_vmcs12 copy_vmcs02_to_vmcs12_rare sync_vmcs02_to_vmcs12_rare vmx_check_nested_events for_injection vmx_has_nested_events nested_vmx_update_pending_dbg nested_vmx_inject_exception_vmexit nested_mark_vmcs12_pages_dirty launch nested_vmx_run from_vmentry nested_vmx_enter_non_root_mode nested_vmx_check_permission nested_vmx_write_pml_buffer vmx_get_nested_state_pages nested_get_vmcs12_pages entry_failure_code nested_vmx_check_guest_state nested_vmx_check_host_state nested_vmx_check_controls new_eptp nested_vmx_check_eptp prepare_vmcs02_rare prepare_vmcs02_early vmx_preemption_timer_fn nested_sync_vmcs12_to_shadow from_launch nested_vmx_handle_enlightened_vmptrld copy_enlightened_to_vmcs12 copy_shadow_to_vmcs12 vmx_get_vmx_msr vmx_set_vmx_msr is_vmenter nested_vmx_transition_tlb_flush nested_ept reload_pdptrs nested_vmx_load_cr3 read_and_check_msr_entry nested_vmx_load_msr nested_vmx_load_msr_check nested_vmx_is_exception_vmexit nested_ept_new_eptp nested_ept_inject_page_fault nested_vmx_free_vcpu free_nested vmx_switch_vmcs vmx_disable_shadow_vmcs nested_vmx_abort nested_vmx_fail nested_ept_get_eptp exit_handlers nested_vmx_hardware_setup __invvpid kvm_pdptr_read fastpath_t KVM_DEBUGREG_BP_ENABLED KVM_DEBUGREG_WONT_EXIT kvm_x86_init_ops hardware_setup runtime_ops pmu_ops TASK_SWITCH_CALL TASK_SWITCH_IRET TASK_SWITCH_JMP TASK_SWITCH_GATE OUTSIDE_GUEST_MODE IN_GUEST_MODE EXITING_GUEST_MODE READING_SHADOW_PAGE_TABLES x86_intercept x86_intercept_none x86_intercept_cr_read x86_intercept_cr_write x86_intercept_clts x86_intercept_lmsw x86_intercept_smsw x86_intercept_dr_read x86_intercept_dr_write x86_intercept_lidt x86_intercept_sidt x86_intercept_lgdt x86_intercept_sgdt x86_intercept_lldt x86_intercept_sldt x86_intercept_ltr x86_intercept_str x86_intercept_rdtsc x86_intercept_rdpmc x86_intercept_pushf x86_intercept_popf x86_intercept_cpuid x86_intercept_rsm x86_intercept_iret x86_intercept_intn x86_intercept_invd x86_intercept_pause x86_intercept_hlt x86_intercept_invlpg x86_intercept_invlpga x86_intercept_vmrun x86_intercept_vmload x86_intercept_vmsave x86_intercept_vmmcall x86_intercept_stgi x86_intercept_clgi x86_intercept_skinit x86_intercept_rdtscp x86_intercept_rdpid x86_intercept_icebp x86_intercept_wbinvd x86_intercept_monitor x86_intercept_mwait x86_intercept_rdmsr x86_intercept_wrmsr x86_intercept_in x86_intercept_ins x86_intercept_out x86_intercept_outs x86_intercept_xsetbv nr_x86_intercepts kvm_intr_type KVM_HANDLING_IRQ KVM_HANDLING_NMI lapic_mode LAPIC_MODE_DISABLED LAPIC_MODE_INVALID LAPIC_MODE_XAPIC LAPIC_MODE_X2APIC segment_cache_field SEG_FIELD_SEL SEG_FIELD_BASE SEG_FIELD_LIMIT SEG_FIELD_AR SEG_FIELD_NR kvm_vmx tss_addr ept_identity_pagetable_done ept_identity_map_addr pid_table for_parse kvm_vmx_segment_field ar_bytes pcid entry_control exit_control vmx_init vmx_exit vmx_handle_intel_pt_intr vmx_get_untagged_addr vmx_vm_destroy vmx_hardware_unsetup vmx_migrate_timers vmx_apic_init_signal_blocked vmx_enable_smi_window smram vmx_leave_smm vmx_enter_smm vmx_smi_allowed vmx_setup_mce vmx_update_cpu_dirty_logging vmx_sched_in vmx_cancel_hv_timer guest_deadline_tsc vmx_set_hv_timer vmx_check_intercept vmx_request_immediate_exit vmx_vcpu_after_set_cpuid is_mmio vmx_get_mt_mask vmx_vm_init vmx_vcpu_create vmx_vcpu_free vmx_vcpu_run vmx_vcpu_enter_exit vmx_spec_ctrl_restore_host vmx_update_host_rsp vmx_cancel_injection instr_len_field error_code_field __vmx_complete_interrupts vmx_has_emulated_msr vmx_handle_exit_irqoff vmx_apicv_pre_state_restore eoi_exit_bitmap vmx_load_eoi_exitmap vmx_sync_pir_to_irr max_irr vmx_hwapic_irr_update vmx_set_rvi max_isr vmx_hwapic_isr_update vmx_set_apic_access_page_addr vmx_set_virtual_apic_mode tpr vmx_update_cr8_intercept vmx_l1d_flush exit_fastpath vmx_handle_exit dump_vmcs vmx_dump_dtsel vmx_dump_sel info1 info2 intr_info vmx_get_exit_info handle_notify handle_bus_lock_vmexit handle_vmx_instruction handle_preemption_timer handle_fastpath_preemption_timer handle_pml_full handle_invpcid handle_monitor_trap handle_pause vmx_vcpu_pre_run vmx_emulation_required_with_pending_exception handle_nmi_window handle_ept_misconfig handle_ept_violation handle_task_switch handle_apic_write handle_apic_eoi_induced handle_apic_access handle_invlpg handle_interrupt_window handle_tpr_below_threshold vmx_set_dr7 vmx_sync_dirty_debug_regs handle_dr handle_cr handle_desc vmx_patch_hypercall handle_triple_fault handle_external_interrupt handle_exception_nmi vmx_guest_inject_ac handle_machine_check ident_addr vmx_set_identity_map_addr vmx_set_tss_addr vmx_interrupt_allowed vmx_interrupt_blocked __vmx_interrupt_blocked vmx_nmi_allowed vmx_nmi_blocked vmx_set_nmi_mask vmx_get_nmi_mask vmx_inject_nmi reinjected vmx_inject_irq vmx_enable_nmi_window vmx_enable_irq_window init_event vmx_vcpu_reset init_vmcs vmx_vcpu_precreate vmx_secondary_exec_control vmx_refresh_apicv_exec_ctrl vmx_pin_based_exec_ctrl set_cr4_guest_host_mask vmx_set_constant_host_state vmx_deliver_interrupt vmx_msr_filter_changed vmx_guest_apic_has_interrupt pt_update_intercept_for_msr vmx_update_msr_bitmap_x2apic vmx_enable_intercept_for_msr vmx_disable_intercept_for_msr vmx_msr_bitmap_l01_changed free_vpid allocate_vpid seg_setup __vmx_guest_state_valid data_segment_valid vmx_set_gdt vmx_get_gdt vmx_set_idt vmx_get_idt vmx_get_cs_db_l_bits vmx_set_segment __vmx_set_segment vmx_get_cpl vmx_get_segment_base vmx_get_segment vmx_set_cr4 vmx_is_valid_cr4 root_hpa root_level vmx_load_mmu_pgd construct_eptp vmx_set_cr0 vmx_is_valid_cr0 ept_save_pdptrs vmx_ept_load_pdptrs vmx_flush_tlb_guest vmx_flush_tlb_gva vmx_flush_tlb_current vmx_flush_tlb_all vmx_set_efer fix_rmode_seg free_kvm_area alloc_loaded_vmcs free_loaded_vmcs free_vmcs alloc_vmcs_cpu vmx_hardware_disable vmx_hardware_enable vmx_check_processor_compat __kvm_is_vmx_supported vmx_cap setup_vmcs_config vmx_cache_reg vmx_set_msr vmx_get_msr vmx_get_msr_feature vmx_write_tsc_multiplier vmx_write_tsc_offset vmx_get_l2_tsc_multiplier vmx_get_l2_tsc_offset vmx_setup_uret_msrs vmx_inject_exception vmx_skip_emulated_instruction vmx_update_emulated_instruction emul_type insn_len vmx_check_emulate_instruction vmx_set_interrupt_shadow vmx_get_interrupt_shadow vmx_get_if_flag vmx_set_rflags vmx_get_rflags vmx_emulation_required vmx_vcpu_put vmx_vcpu_load vmx_vcpu_load_vmcs vmx_prepare_switch_to_guest vmx_set_host_fs_gs addr_range pt_save_msr pt_load_msr clear_atomic_switch_msr vmx_find_loadstore_msr_slot __vmx_vcpu_run_flags vmx_update_exception_bitmap vmx_read_guest_seg_ar vmx_read_guest_seg_base vmx_read_guest_seg_selector vmx_segment_cache_test_set loaded_vmcs_clear __loaded_vmcs_clear vmx_emergency_disable vmx_set_guest_uret_msr vmx_find_uret_msr is_valid_passthrough_msr hv_enable_l2_tlb_flush invept_error invvpid_error vmptrld_error vmclear_error vmwrite_error vmread_error vmx_update_fb_clear_dis vmentry_l1d_flush_get vmentry_l1d_flush_set l1tf vmx_setup_l1d_flush cpu_has_vmx_wbinvd_exit kvm_machine_check vmxarea current_vmcs loaded_vmcss_on_cpu
Simpan